

Technical documentation



Support & training



TPS3808 SBVS050M – MAY 2004 – REVISED MARCH 2023

TPS3808 Low-Quiescent-Current, Programmable-Delay Supervisory Circuit

1 Features

- Power-on reset generator with adjustable delay time: 1.25 ms to 10 s
- Very low quiescent current: 2.4 µA typical
- High threshold accuracy: 0.5% typical
- Fixed threshold voltages for standard voltage rails from 0.9 V to 5 V and adjustable voltage down to 0.4 V are available
- Manual reset (<u>MR</u>) input
- Open-drain RESET output
- Temperature range: –40°C to 125°C
- Small SOT-23 and 2-mm × 2-mm WSON packages

2 Applications

- DSP or microcontroller applications
- Notebook and desktop computers
- · PDAs and hand-held products
- Portable and battery-powered products
- FPGA and ASIC applications

3 Description


The TPS3808 family of microprocessor supervisory circuits monitors system voltages from 0.4 V to 5 V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset ($\overline{\text{MR}}$) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset ($\overline{\text{MR}}$) return above the respective thresholds.

The TPS3808 device uses a precision reference to achieve 0.5% threshold accuracy for $V_{IT} \le 3.3$ V. The reset delay time can be set to 20 ms by disconnecting the C_T pin, 300 ms by connecting the C_T pin to V_{DD} using a resistor, or can be user-adjusted between 1.25 ms and 10 s by connecting the C_T pin to an external capacitor. The TPS3808 device has a very low typical quiescent current of 2.4 μ A, so it is well-suited to battery-powered applications. It is available in the SOT-23 and 2-mm × 2-mm WSON packages, and is fully specified over a temperature range of – 40°C to 125°C (T_J).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS3808	SOT-23 (6)	2.90 mm x 1.60 mm
	WSON (6)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Supply Current vs Supply Voltage






Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Voltage Thresholds	3
6 Pin Configuration and Functions	4
7 Specifications	<mark>5</mark>
7.1 Absolute Maximum Ratings	<mark>5</mark>
7.2 ESD Ratings	<mark>5</mark>
7.3 Recommended Operating Conditions	5
7.4 Thermal Information	<mark>5</mark>
7.5 Electrical Characteristics	
7.6 Switching Characteristics	7
7.7 Typical Characteristics	<mark>8</mark>
8 Detailed Description	10
8.1 Overview	10
8.2 Functional Block Diagram	10
8.3 Feature Description	

8.4 Device Functional Modes	13
9 Application and Implementation	14
9.1 Application Information	14
9.2 Typical Application	
10 Power Supply Recommendations	15
11 Layout	15
11.1 Layout Guidelines	
11.2 Layout Example	15
12 Device and Documentation Support	
12.1 Device Support	17
12.2 Documentation Support	
12.3 Support Resources	17
12.4 Trademarks	17
12.5 Electrostatic Discharge Caution	
12.6 Glossary	17
13 Mechanical, Packaging, and Orderable	
Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (September 2020) to Revision M (March 2023)	Page
Updated Device Voltage Thresholds footnote	3
Updated Thermal Information	5
· · · · · · · · · · · · · · · · · · ·	
Changes from Revision K (October 2015) to Revision L (September 2020)	Page
Updated the numbering format for tables, figures and cross-references throughout	the document1

Changes from Revision J (August 2008) to Revision K (October 2015)

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and
	Implementation section, Power Supply Recommendations section, Layout section, Device and
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section. Moved
	Switching Characteristics table, timing diagram, and related truth table1
•	Changed Figure 9-1; removed capacitor shown on C _T 14

Page




5 Device Voltage Thresholds

The following table shows the nominal rail to be monitored and the corresponding threshold voltage of the device.

PART NUMBER	NOMINAL SUPPLY VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE (VIT)
TPS3808G01	Adjustable	0.405 V
TPS3808G09	0.9 V	0.84 V
TPS3808G12	1.2 V	1.12 V
TPS3808G125	1.25 V	1.16 V
TPS3808G15	1.5 V	1.40 V
TPS3808G18	1.8 V	1.67 V
TPS3808G19	1.9 V	1.77 V
TPS3808G25	2.5 V	2.33 V
TPS3808G30	3 V	2.79 V
TPS3808G33	3.3 V	3.07 V
TPS3808G50	5 V	4.65 V

(1) Please contact TI for availability of other threshold options.

6 Pin Configuration and Functions










Table 6-1. Pin Functions

PIN		1/0	DESCRIPTION			
NAME	SOT-23	WSON	1/0	DESCRIPTION		
CT	4	3	I	Reset period programming pin. Connecting this pin to V_{DD} through a 40-k Ω to 200-k Ω resistor or leaving it open results in fixed delay times (see Section 7.5). Connecting this pin to a ground referenced capacitor \geq 100 pF gives a user-programmable delay time. See Section 8.3.2 for more information.		
GND	2	5	_	Ground		
MR	3	4	I	Driving the manual reset pin (\overline{MR}) low asserts $\overline{RESET}.$ \overline{MR} is internally tied to V_{DD} by a 90-k Ω pull-up resistor.		
RESET	1	6	0	RESET is an open-drain output that is driven to a low-impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V _{IT}) or the MR pin is set to a logic low). RESET remains low (asserted) for the reset period after both SENSE is above V _{IT} and MR is set to a logic high. A pull-up resistor from 10 k Ω to 1 M Ω should be used on this pin, and allows the reset pin to attain voltages higher than V _{DD} .		
SENSE	5	2	I	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V_{IT} , then RESET is asserted.		
V _{DD}	6	1	I	Supply voltage. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.		
Thermal Pad	_	Pad	_	Thermal Pad. Connect to ground plane to enhance thermal performance of package.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	V _{DD}	-0.3	7	V
	V _{CT}	-0.3	V _{DD} + 0.3	V
	V _{RESET} , V _{MR} , V _{SENSE}	-0.3	7	V
Current	RESET pin	-5	5	mA
Temperature	Operating junction, $T_{J}^{(2)}$	-40	150	°C
	Storage, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

7.2 ESD Ratings

			VALUE	UNIT
Market a starting the starting the second	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000		
(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Input supply range	1.7		6.5	V
V _{SENSE}	SENSE pin voltage	0		6.5	V
V _(Ct)	C _T pin voltage			V_{DD}	V
V MR	MR pin voltage	0		6.5	V
V RESET	RESET pin voltage	0		6.5	V
I RESET	RESET pin current	0.0003		5	mA

7.4 Thermal Information

		TPS		
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DRV (WSON)	UNIT
		6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	180.9	178.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	117.8	95.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.8	135	°C/W
ΨJT	Junction-to-top characterization parameter	18.9	6.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	27.3	136.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	7.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



7.5 Electrical Characteristics

 $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 6.5 \text{ V}, \text{ R}_{\text{LRESET}} = 100 \text{ k}\Omega, \text{ C}_{\text{LRESET}} = 50 \text{ pF}, \text{ over operating temperature range } (T_{\text{J}} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}), \text{ unless otherwise noted}.$ Typical values are at $T_{\text{J}} = 25^{\circ}\text{C}^{(1)}$.

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V			–40°C < T _J < 125°C	1.7		6.5	V
V _{DD}	Input supply range		0°C < T _J < 85°C	1.65		6.5	V
			V _{DD} = 3.3 V, RESET not asserted MR, RESET, C _T open		2.4	5	
I _{DD}	Supply current (current	into v _{DD} pin)	V _{DD} = 6.5 V, RESET not asserted MR, RESET, C _T open		2.7	6	μA
\ <i>\</i>		_	$1.3 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}, \text{I}_{\text{OL}} = 0.4 \text{ mA}$			0.3	
V _{OL}	Low-level output voltage	e	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 6.5 \text{ V}, \text{I}_{\text{OL}} = 1 \text{ mA}$			0.4	V
V _{POR}	Power-up reset voltage	(2)	V _{OL} (max) = 0.2 V, I _{RESET} = 15 μA			0.8	
	Negative-going input threshold accuracy	TPS3808G01		-2%	±1%	2%	
		V _{IT} ≤ 3.3 V		-1.5%	±0.5%	1.5%	
V _{IT}		3.3 V < V _{IT} ≤ 5.0 V		-2%	±1%	2%	
		V _{IT} ≤ 3.3 V	–40°C < T _J < 85°C	-1.25%	±0.5%	1.25%	
		3.3 V < V _{IT} ≤ 5.0 V	–40°C < T _J < 85°C	-1.5%	±0.5%	1.5%	
V	Liveteracia en V nin	TPS3808G01			1.5%	3%	
V _{HYS}	Hysteresis on V _{IT} pin	Fixed versions			1%	2.5%	V_{IT}
R MR	MR Internal pullup resis	stance		70	90		kΩ
	Input current at	TPS3808G01	V _{SENSE} = V _{IT}	-25		25	nA
ISENSE	SENSE pin	Fixed versions	V _{SENSE} = 6.5 V		1.7		μA
I _{OH}	RESET leakage current		V RESET = 6.5 V, RESET not asserted			300	nA
~	Input capacitance, any	C _T pin	V _{IN} = 0 V to V _{DD}		5		5
CIN	pin	Other pins	V _{IN} = 0 V to 6.5 V		5		pF
V _{IL}	MR logic low input			0		0.3 V _{DD}	V
V _{IH}	MR logic high input			0.7 V _{DD}		V _{DD}	v

The lowest supply voltage (V_{DD}) at which $\overline{\text{RESET}}$ becomes active. $T_{\text{rise}(\text{VDD})} \ge 15 \,\mu\text{s/V}$. R_{LRESET} and C_{LRESET} are the resistor and capacitor connected to the RESET pin. (1)

(2)



7.6 Switching Characteristics

 $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 6.5 \text{ V}, \text{ R}_{\text{LRESET}} = 100 \text{ k}\Omega, \text{ C}_{\text{LRESET}} = 50 \text{ pF}, \text{ over operating temperature range } (T_{\text{J}} = -40^{\circ}\text{C to } 125^{\circ}\text{C}), \text{ unless otherwise noted. Typical values are at } T_{\text{J}} = 25^{\circ}\text{C}.^{(1)}$

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	Input pulse width to	SENSE	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		
tw RESET	RESET	MR	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		0.001		μs
	C _T = Open		12	20	28		
+	RESET delay time	$C_T = V_{DD}$	See Figure 7-1	180	300	420	ms
t _d		C _T = 100 pF		0.75	1.25	1.75	
		C _T = 180 nF		0.7	1.2	1.7	S
	Propagation delay	MR to RESET	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		150		ns
	High-to-low level RESET delay	SENSE to RESET	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		20		μs

(1) R_{LRESET} and C_{LRESET} are the resistor and capacitor connected to the RESET pin.





Figure 7-1. TPS3808 Timing Diagram Showing MR and SENSE Reset Timing




7.7 Typical Characteristics

At T_J = 25°C, V_{DD} = 3.3 V, R_{LRESET} = 100 k Ω , and C_{LRESET} = 50 pF, unless otherwise noted.










8 Detailed Description

8.1 Overview

The TPS3808 microprocessor supervisory product family is designed to assert a $\overline{\text{RESET}}$ signal when either the SENSE pin voltage drops below V_{IT} or the manual reset ($\overline{\text{MR}}$) is driven low. The $\overline{\text{RESET}}$ output remains asserted for a user-adjustable time after both the manual reset ($\overline{\text{MR}}$) and SENSE voltages return above their respective thresholds.

8.2 Functional Block Diagram



8.3 Feature Description

A broad range of voltage threshold and reset delay time adjustments are available for the TPS3808 device, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the C_T pin to V_{DD} results in a 300-ms reset delay, whereas leaving the C_T pin open yields a 20-ms reset delay. In addition, connecting a capacitor between C_T and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.

8.3.1 SENSE Input

The SENSE input provides a pin at which any system voltage can be monitored. If the voltage on this pin drops below V_{IT} , then RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and de-assertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808 device is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in (Figure 7-5).

The TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 8-1.






Figure 8-1. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

8.3.2 Selecting the RESET Delay Time

The TPS3808 has three options for setting the RESET delay time as shown in Figure 8-2. Figure 8-2 (a) shows the configuration for a fixed 300-ms typical delay time by tying C_T to V_{DD} ; a resistor from 40 k Ω to 200 k Ω must be used. Supply current is not affected by the choice of resistor. Figure 8-2 (b) shows a fixed 20-ms delay time by leaving the C_T pin open. Figure 8-2 (c) shows a ground referenced capacitor connected to C_T for a user-defined program time between 1.25 ms and 10 s.




Figure 8-2. Configuration Used to Set the RESET Delay Time

The capacitor C_T should be $\ge 100 \text{ pF}$ nominal value in order for the TPS3808xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using Equation 1.

$$C_{T}(nF) = [t_{D}(s) - 0.5 \times 10^{-3}(s)] \times 175$$

The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the external capacitor to 1.23 V. When a RESET is asserted, the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

(1)



8.3.3 Manual RESET (MR) Input

The manual reset ($\overline{\text{MR}}$) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V_{DD}) on $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to a logic high and SENSE is above its reset threshold, $\overline{\text{RESET}}$ is de-asserted after the user-defined reset delay expires. Note that $\overline{\text{MR}}$ is internally tied to V_{DD} using a 90-k Ω resistor, so this pin can be left unconnected if $\overline{\text{MR}}$ is not used.

See Figure 8-3 for how $\overline{\text{MR}}$ can be used to monitor multiple system voltages. Note that if the logic signal driving $\overline{\text{MR}}$ does not go fully to V_{DD}, there is some additional current draw into V_{DD} as a result of the internal pullup resistor on $\overline{\text{MR}}$. To minimize current draw, a logic-level FET can be used as illustrated in Figure 8-4.




Figure 8-3. Using MR to Monitor Multiple System Voltages




Figure 8-4. Using an External MOSFET to Minimize I_{DD} When MR Signal Does Not Go to V_{DD}

8.3.4 RESET Output

RESET remains high (unasserted) as long as SENSE is above its threshold (V_{IT}) and the manual reset (\overline{MR}) is logic high. If either SENSE falls below V_{IT} or \overline{MR} is driven low, RESET is asserted, driving the RESET pin to a low impedance.

Once $\overline{\text{MR}}$ is again logic high and SENSE is above V_{IT} + V_{HYS} (the threshold hysteresis), a delay circuit is enabled that holds $\overline{\text{RESET}}$ low for a specified reset delay period. Once the reset delay has expired, the $\overline{\text{RESET}}$ pin goes to a high impedance state. The pullup resistor from the open-drain $\overline{\text{RESET}}$ to the supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6.5 V). The pullup resistor should be no smaller than 10 k Ω as a result of the finite impedance of the $\overline{\text{RESET}}$ line.



8.4 Device Functional Modes

lč	able 8-1. Truth Tab	le
MR	SENSE > V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

Table 8-1. Truth Table

8.4.1 Normal Operation (V_{DD} > V_{DD(min)})

When V_{DD} is greater than $V_{DD(min)}$, the RESET signal is determined by the voltage on the SENSE pin and the logic state of MR.

- MR high: When the voltage on V_{DD} is greater than 1.7 V for a time of the selected t_D, the RESET signal corresponds to the voltage on SENSE relative to V_{IT}.
- MR low: in this mode, RESET is held low regardless of the value of the SENSE pin.

8.4.2 Above Power-On Reset but Less Than V_{DD(min)} (V_{POR} < V_{DD} < V_{DD(min)})

When the voltage on V_{DD} is less than the device $V_{DD(min)}$ voltage, and greater than the power-on reset voltage (V_{POR}), the RESET signal is asserted and low impedance, respectively, regardless of the voltage on the SENSE pin.

8.4.3 Below Power-On Reset (V_{DD} < V_{POR})

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) needed to internally pull the asserted output to GND, RESET is undefined and should not be relied upon for proper device function.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

9.2 Typical Application

A typical application of the TPS3808G25 used with a 2.5-V processor is shown in Figure 9-1. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pullup resistor must be used to hold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8 V, but this characteristic is normally not a problem because most microprocessors do not function below this voltage.




Figure 9-1. Typical Application of the TPS3808 With an OMAP Processor

9.2.1 Design Requirements

The TPS3808 is intended to drive the RESET input of a microprocessor. The RESET pin is pulled high with a 1-M Ω resistor and the reset delay time is controlled by C_T depending on the reset requirement times of the microprocessor. In this case, C_T is left open for a typical reset delay time of 20 ms.

9.2.2 Detailed Design Procedure

The primary constraint for this application is the reset delay time. In this case, because C_T is open, it is set to 20 ms. A 0.1- μ F decoupling capacitor is connected to the V_{DD} pin and a 1-M Ω resistor is used to pull up the RESET pin high. The \overline{MR} pin can be connected to an external signal if desired.

9.2.2.1 Immunity to SENSE Pin Voltage Transients

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients depends on threshold overdrive. Threshold overdrive is defined by how much the V_{SENSE} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the RESET response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 2:

Overdrive =
$$|(V_{SENSE} / V_{IT} - 1) \times 100\%|$$

where:


• V_{IT} is the threshold voltage.

Figure 9-2 shows this relationship.

(2)



9.2.3 Application Curve





10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.7 V and 6.5 V. Use a low-impedance power supply to eliminate inaccuracies caused by current changes during the voltage reference refresh.

11 Layout


11.1 Layout Guidelines

Make sure the connection to the V_{DD} pin is low impedance. Place a 0.1-µF ceramic capacitor near the V_{DD} pin. If no capacitor is connected to the C_T pin, parasitic capacitance on this pin should be minimized so the RESET delay time is not adversely affected.

11.2 Layout Example

The layout example in Figure 11-1 shows how the TPS3808 is laid out on a printed circuit board (PCB) for a 20-ms delay.





• Vias used to connect pins for application-specific connections

Figure 11-1. Layout Example for a 20-ms Delay



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS3808. The TPS3808G01DBVEVM evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

12.2 Documentation Support

12.2.1 Related Documentation

The following related documents are available for download at www.ti.com:

- Application note. Optimizing Resistor Dividers at a Comparator Input. Literature number SLVA450.
- Application note. Sensitivity Analysis for Power Supply Design. Literature number SLVA481.
- TPS3808G01DBVEVM Evaluation Module User Guide. Literature number SBVU015.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3808G01DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVW	Samples
TPS3808G01DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G01DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVW	Samples
TPS3808G01DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G01DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVW	Samples
TPS3808G01DRVRG4	ACTIVE	WSON	DRV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G01DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVW	Samples
TPS3808G09DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVV	Samples
TPS3808G09DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G09DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVV	Samples
TPS3808G09DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G125DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAC	Samples
TPS3808G125DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAC	Samples
TPS3808G125DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G12DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVY	Samples
TPS3808G12DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G12DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVY	Samples
TPS3808G12DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G12DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AVY	Samples
TPS3808G12DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AVY	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3808G12DRVTG4	ACTIVE	WSON	DRV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G15DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVS	Samples
TPS3808G15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G15DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVS	Samples
TPS3808G15DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G15DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVS	Samples
TPS3808G15DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVS	Samples
TPS3808G18DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVR	Samples
TPS3808G18DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G18DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVR	Samples
TPS3808G18DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G18DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVR	Samples
TPS3808G18DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVR	Samples
TPS3808G19DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	СНР	Samples
TPS3808G19DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHP	Samples
TPS3808G25DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AVQ, EG25)	Samples
TPS3808G25DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G25DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVQ	Samples
TPS3808G25DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G25DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVQ	Samples
TPS3808G25DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVQ	Samples



14-Mar-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3808G30DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVP	Samples
TPS3808G30DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G30DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVP	Samples
TPS3808G30DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI Call TI -4			Samples
TPS3808G30DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AVP	Samples
TPS3808G30DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AVP	Samples
TPS3808G33DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVO	Samples
TPS3808G33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G33DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVO	Samples
TPS3808G33DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G33DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SEC	Samples
TPS3808G33DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SEC	Samples
TPS3808G50DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVN	Samples
TPS3808G50DBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3808G50DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVN	Samples
TPS3808G50DBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3808 :

Automotive : TPS3808-Q1

Enhanced Product : TPS3808-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G01DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G01DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G01DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G01DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G01DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G09DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G09DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G125DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G125DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G12DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G12DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G12DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G12DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G12DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G15DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G15DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION



www.ti.com

24-Apr-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G15DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G15DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G18DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G18DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G18DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G19DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G19DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G25DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G25DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G25DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G25DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G30DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G30DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G30DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G30DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G30DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G30DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS3808G30DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G33DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G33DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G33DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G33DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS3808G50DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3808G50DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

24-Apr-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G01DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808G01DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS3808G01DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS3808G01DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS3808G01DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS3808G09DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808G09DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS3808G125DBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TPS3808G125DBVT	SOT-23	DBV	6	250	200.0	183.0	25.0
TPS3808G12DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G12DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3808G12DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS3808G12DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS3808G12DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS3808G15DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G15DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3808G15DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS3808G15DRVT	WSON	DRV	6	250	200.0	183.0	25.0

PACKAGE MATERIALS INFORMATION



www.ti.com

24-Apr-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G18DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808G18DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS3808G18DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS3808G19DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G19DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3808G25DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G25DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3808G25DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS3808G25DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS3808G30DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G30DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808G30DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS3808G30DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS3808G30DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS3808G30DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS3808G30DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS3808G33DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G33DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3808G33DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS3808G33DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS3808G50DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3808G50DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DRV 6

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DRV0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DRV0006D



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006D

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006D

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated